# RECEIVING TERMINAL, RECEIVER AND RECEIVING METHOD FOR CDMA SYSTEM

### **BACKGROUND OF THE INVENTION**

The present invention relates to receiving terminals, receivers and receiving methods for CDMA (Code Division Multiple access) system and, more particularly, receiving terminals for CDMA system capable of reducing the power consumption.

Fig. 8 is a block diagram showing a prior art receiving terminal for CDMA system. The receiving terminal for CDMA system comprises an antenna 110, a radio circuit 120, a finger circuit 130 including a plurality of (i.e., six in the illustrated example) finger circuit elements, a lakerake circuit 140 including a synthesizer and a level measuring circuit, a timing circuit 150, a Viterbi circuit 160, a codec circuit 170, a loudspeaker 180 and a crystal oscillator 190.

The finger circuit 130 includes six finger circuit elements (1) to (6), which each obtain a correlation between a received signal fed out from the radio circuit 120 and a known signal and feed out the resultant correlated value of the received signal to the lakerake circuit 140. The timing circuit 150 determines the timings for obtaining the correlated values in the finger circuit 130. The individual finger circuit elements (1) to (6) obtain the correlated values under control of a pulse signal fed out for every 10 msec. from the timing circuit 150 as triggertriggers. The lakerake circuit 140 executes synthesis of the correlated values of the received signal and level measurement. The Viterbi circuit 160 executes error correction of the synthesized received signal from the lakerake circuit 140. The codec circuit 170 converts the corrected received signal from the lakerake circuit 140 to a voice signal, which is fed out to the loudspeaker 180 for outputting voice. The crystal oscillator 190 generates clocks for controlling the operation of various components.

In the prior art described above, however, the finger circuit 130 and timing circuit 150 operate independently of <u>the level</u> of the received signal. This leads to a problem that the power consumption is increased or <u>is too</u> high.

#### SUMMARY OF THE INVENTION

An object of the present invention is to provide a receiving terminal, a receiver and receiving method for CDMA system capable of reducing the power consumption.

30

5

10

15

20

According to an aspect of the present invention, there is provided a receiving terminal for CDMA system comprising at least a finger circuit for taking a correlation of a received signal from a radio circuit connected to an antenna and known signal and feeding out the correlated received signal, and a lakerake circuit for combining a plurality of outputs from the finger circuits and executing level measurement, wherein: the lakerake circuit includes a level judgment circuit for executing electric field judgment according to the correlated received signal from the finger circuit and a predetermined threshold level, the operation of a predetermined circuit being suspended according to the result of the level judgment.

The operation control clock supply to the finger circuit is suspended for power consumption reduction according to the result of the level judgment in the level judging circuit. The operation control clock supply to a timing circuit in the finger circuit is suspended according to the result of level judgment in the level judging circuit. The operation control clock supply is suspended after the lapse of a predetermined period of time. The operation control clock supply to the finger circuit or to the timing circuit therein is resumed after the lapse of predetermined period of time.

The threshold value is preset in a memory. The memory is an E<sup>2</sup>PROM, and threshold data therefrom is supplied under CPU control to the lakerake circuit. The finger circuit takes correlation of output signal data fed out from the radio circuit and known signal data to each other, demodulates the correlated data to symbol unit data, and feeds out the demodulated data to the lakerake circuit. The level measurement is executed by computing the power level in a pilot symbol part in one frame for each slot and adding together the results of the computation for one frame. The finger circuit includes a plurality of finger circuit elements, which each obtains the difference of the maximum level and a pertinent level among the electric field levels in them and compare the difference and the threshold value with each other.

According to another aspect of the present invention, there is provided a receiving terminal for CDMA system for receiving received signals from a plurality of signal propagation channels, wherein: the electric field level of the received signal from each signal propagation channel is judged, and the operation control clock supply to a circuit system receiving signal from a low electric field level signal propagation channel is suspended for a predetermined period of time for power consumption reduction.

5

10

15

20

25

According to other aspect of the present invention, there is provided a receiver for CDMA system comprising at least a finger circuit for taking a correlation of a received signal from a radio circuit connected to an antenna and known signal and feeding out the correlated received signal, and a lakerake circuit for combining a plurality of outputs from the finger circuits and executing level measurement, wherein:

the <u>lakerake</u> circuit includes a level judgment circuit for executing electric field judgment according to the correlated received signal from the finger circuit and a predetermined threshold level, the operation of a predetermined circuit being suspended according to the result of the level judgment.

Various modifications may be employed in accordance with the above ways.

According to still other aspect of the present invention, there is provided a receiver for CDMA system for receiving received signals from a plurality of signal propagation channels, wherein:

the electric field level of the received signal from each signal propagation channel is judged, and the operation control clock supply to a circuit system receiving signal from a low electric field level signal propagation channel is suspended for a predetermined period of time.

According to further aspect of the present invention, there is provided a receiving method for CDMA system with step for taking a correlation of a received signal and known signal and combining a plurality of correlated signals for level measurement, the method further comprising:

executing electric field judgment according to the correlated received signal and a predetermined threshold level, and suspending an operation of a predetermined circuit according to the result of the level judgment.

According to still further aspect of the present invention, there is provided a receiving method for CDMA system for receiving received signals from a plurality of signal propagation channels including steps of:

judging the electric field level of the received signal from each signal propagation channel; and

suspending the operation control clock supply to a circuit receiving signal from a low electric field level signal propagation channel for a predetermined period of time.

5

10

15

20

25

Other objects and features will be clarified from the following description with reference to attached drawings.

## BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing a preferred embodiment of the receiving terminal for CDMA system according to the present invention;

Fig. 2 is a block diagram showing details of the lakerake circuit 40 shown in Fig. 1;

Fig. 3 is a schematic illustrating a correlating process in the finger circuit 30 shown in Fig. 1; and

Fig. 4 illustrates the operation of the finger circuit 30;

Figs. 5A and 5B are flow charts showing the operation of CDMA receiving terminal according to the present invention;

Fig. 6 shows the configuration of pilot symbol part and data part in one frame;

Fig. 7 shows the pass selection example of CDMA receiving terminal in Fig. 1; and

Fig. 8 is a block diagram showing a prior art receiving terminal for CDNA system.

# PREFERRED EMBODIMENTS OF THE INVENTION

Preferred embodiments of the present invention will now be described with reference to the drawings.

In the receiving terminal for CDMA system according to the present invention, when receiving signals from a plurality of signal propagation channels, the <u>lakerake</u> circuit, particularly a level judging circuit therein, judges the electric field level of the received signal from each signal propagation channel. Using the results of the level judgment, the supply of the operation clock to the circuit, which receives the signal from the propagation channel with lower electric level, is stopped at a constant time, thus reducing the power consumption.

As shown in Fig. 1, the receiving terminal for CDMA system comprises a CPU 52 and a memory (E<sup>2</sup>PROM) 54 in addition to an antenna 10, a radio circuit 20, a finger circuit 30 having a plurality of finger circuit elements (1) to (6), a lakerake circuit 40, a timing circuit 50, a Viterbi circuit 60, a codec circuit 70, a loudspeaker 80 and a crystal oscillator 90.

As shown in Fig. 2, the <u>lakerake</u> circuit 40 has a main synthesizer 41, a subsynthesizer 42, a level measuring circuit 43, a path level judging circuit 44, a level judging

5

10

15

20

circuit 45 and a path selecting circuit 46. Each As shown in Fig. 3, each finger circuit element in the finger circuit 30 has a multiplifier 31 for multiplifying the received signal and known data by each other, a buffer (or memory) 33 and an adder for adding together the outputs of the multiplifier 31 and the buffer 33.

The finger circuit elements (1) to (6) in the finger circuit 30 are each connected to the lakerake circuit 40, the radio circuit 20 and the timing circuit 50. Each element receives the received signal from the radio circuit 20 under control of a timing pulse signal from the timing circuit 50 as triggertriggers. Each element then correlates the received signal input with the known data, and informs the result of the correlation to the lakerake circuit 40. The timing circuit 50 is connected to the finger circuit 30, and feeds out a timing pulse signal to each of the elements (1) to (6) in the finger circuit 30 for every 10 msec. The CPU 52 is connected to the lakerake circuit 40, and feeds out threshold data read out from the memory (i.e., E²PROM) 54 to the lakerake circuit 40.

The Viterbi circuit 60 executes error correction of the synthesized received signal from the lakerake circuit 40. The codec circuit 70 convert the corrected received signal from the Viterbi circuit 60 to a voice signal, which is fed out to the loudspeaker 80 for outputting voice. The crystal oscillator 90 supplies an operation control clock to each component of the circuit. The memory (or E<sup>2</sup>PROM) 54 is a programmable read-only memory for preserving (or storing) threshold data set in the lakerake circuit 40 and capable of electrically erasing the stored data.

The lakerake circuit 40 shown in Fig. 2 will now be described. The main synthesizer 41 combines the results of correlation fed out from the finger circuit 30. The level measuring circuit 43 computes electric field levels from the correlation results from the finger circuit 30. When an electric field level computed in the level measuring circuit 43 exceeds a threshold level, the path level judging circuit 44 instructs the path selecting circuit 46 not to feed out the received signal from the pertinent finger circuit element to the sub-synthesizer 42. The path selecting circuit 46 feeds out the received signal from each of the elements (1) to (6) in the finger circuit 30 to the sub-synthesizer 42 according to a control signal designated by the path level judging circuit 46.

The sub-synthesizer 42 executes synthesis of each path fed out from the path selecting circuit 46, and feeds out the result to the level judging circuit 45. The level judging circuit 45

5

10

15

20

25

compares the outputs from the main synthesizer 41 and the sub-synthesizer 42. Thus, when a difference in excess of a certain fixed value is present, the circuit 45 generates a control signal for discontinuing the operation control clock supply to the finger circuit 30.

Usually, when receiving signals from a plurality of signal propagation paths, the finger circuit 30 is operated according to the number of signal propagation paths and the received signal level in each signal propagation path. At this time, the finger circuit 30 takes makes a correlation between each signal fed out from the radio circuit 20 and the known signal, and feeds out the correlated value of the received signal to the lakerake circuit 40. The lakerake circuit 40 combines the correlated values of the received signal fed out from the elements (1) to (6) of the finger circuit 30 to obtain a synthesized signal, which is fed out to the Viterbi circuit 60 for error correction and then fed out to the codec circuit 70 for conversion to voice signal for the voice output from the loudspeaker 80. The lakerake circuit 40 measures the levels of the correlated received signals from the elements (1) to (6) in the finger circuit 30, and feeds out a control signal to other circuits according to the results of measurements.

In the receiving terminal for CDMA system according to the present invention, the lakerake circuit 40 includes the level judging circuit 45. The level judging circuit 45 compares the levels of the correlated received signal fed out from each of the elements (1) to (6) of the finger circuit 30 and a threshold value. When the correlated received signal level is higher than the threshold value, the circuit 45 generates a control signal for suspending the clock supply to the pertinent element in the finger circuit 30 for a predetermined period of time. After the lapse of the predetermined period of time, the element in the finger circuit 30 which has suspended the clock supply, is restored to provide the level judging function again.

The finger circuit 30 takes makes a correlation between each output signal from the radio circuit 20 and the known signal, and feeds out the correlated value of the received signal (step S1 in Fig. 5). Fig. 4 illustrates the operation of the finger circuit 30. The finger circuit 30 receives each received signal under control of pulse signal fed out from the timing circuit 50 for every 10 msec. (T0 in Fig. 4). At this time, the circuit 30 takes makes a correlation of between the known data and the received data to each other (T1 in Fig. 45Fig. 4), then demodulates the resultant correlated data to symbol unit data, and feeds out this data to the lakerake circuit 40 (T2 in Fig. 4). Further, as schematically shown in Fig. 3, the

5

10

15

20

25

mulitiplier 31 in the finger circuit 30 multiplies the known data and received data by each other in units of 61 nsec. The symbol adder 32 addes together the product data from the circuit 30 and data of the buffer 33. This process of addition is executed in one symbol unit to compute the power levels of I and Q signals.

The level measuring circuit 43 executes the level measurement by using anormally transmitted data part (pilot symbol). Fig. 6 shows the configuration of pilot symbol part and data part in one frame (10 msec.). The pilot symbol part is a power (level) computing subject. Each pilot symbol part and data symbol part together constitute a slot unit of 0.625 msec. The level measuring circuit 43 computes the power level of the pilot symbol part for each of the elements (1) and (6) of the finger circuit 30 for every slot. The circuit 43 adds together the result of computation for one frame, and feeds out the sum result to the path level judging circuit 44 (step S2 in Fig. 5).

The path level judging circuit 44 obtains the difference between the maximum level and each of the other levels as the electric field levels in the elements (1) to (6) of the finger circuit 30, and compares the difference with threshold value Tp (step S3 in Fig. 5). Fig. 7 shows the way of comparison. When the difference is above the threshold, the path level judging circuit 44 controls the path selecting circuit 46 such that no received signal is fed out from the pertinent finger circuit to the sub-synthesizer 42 (step S4 in Fig. 5). In other words, the sub-synthesizer 42 combines only path higher by a constant value than the other levels, and feeds out the resultant synthesized data to the level judging circuit 45 (step S5 in Fig. 5A).

Fig. 7 shows an example of the results of path level measurement in the path level measuring circuit 43 while the operation control clock is supplied to each element (1) to (6) of the finger circuit 30. In the Figure, the ordinate is taken for signal level, the abscissa is taken for time. In the example as shown, only paths 3 and 6 are within the threshold value Tp with respect to the maximum level path 4. Thus, in this case, these paths 3, 4 and 6 are subjects of synthesis in the sub-synthesizer 42.

The main synthesizer 41 combines the levels of all the received signals in the elements (1) to (6) of the finger circuit 30. The level judging circuit 45 computes the difference between the result outputs of the main synthesizer 41 and sub-synthesizer 42 (step S7 in Fig. 5). The level judging circuit 45 judges whether the computed difference is

5

10

15

20

25

within the threshold value Tg (step S8 in Fig. 5). If this difference is within the threshold value Tg (Yes), the path level judging circuit 45 decides that suspending the operation control clock supply to the finger circuit corresponding to the path selected by the path level judging circuit 44 has no adverse effects on the reception quality, and generates a control signal for suspending the operation control clock supply to the pertinent element of the finger circuits (step S9 in Fig. 5).

The level judging circuit 45 also retrieves for an element, if any, of the finger circuit 30, to which the operation control clock supply is suspended (step S10 in Fig. 5). If any element without operation control clock supply thereto is present, the circuit 45 checks whether a predetermined period of time ( $10 \times n$  ms) has passed after the suspension of the operation control clock supply to that element (step S11 in Fig. 5). When the predetermined period of time has passed since the suspension (Yes), the circuit 45 resumes or restores the operation control clock supply to the pertinent element of the finger circuit (step S12 in Fig. 5). When "No" yields in the steps S10 and S11 and also after the step S12, the routine returns to the step S1.

Then, the main synthesizer 41 combines the correlated received signals from the elements (1) to (6) in the finger circuit 30, and feeds out the synthesized signal to the Viterbi circuit 60. The Viterbi circuit 60 executes error correction of the synthesized received signal, and feeds out the corrected received signal to the codec circuit 79. The codec circuit 70 converts the received signal to voice signal for voice output from the loudspeaker 80.

In the embodiment shown in Fig. 1, the elements (1) and (6) in the finger circuit 30 operates under control of a timing control signal from the timing circuit 50 as trigger triggers. Thus, when the result of correlation informed from the elements (1) to (6) of the finger circuit 30 is above the threshold (see Fig. 7), it is not only possible to suspend the operation control clock supply to the pertinent element of the circuit 30 for a predetermined period of time.

As has been understood from the foregoing description, with the receiving terminal for CDMA system according to the present invention it is possible to obtain the following pronounced effects in practice.

First, it is possible reduce power consumption compared to the prior art receiving terminal for CDMA system. This is so because in the case when the correlated value of the

5

10

15

20

25

received signal fed out from each element of the finger circuit is above the threshold the operation control clock supply to that element is suspended.

Secondly, the receiving terminal for CDMA system is obtainable by merely adding the level judging circuit for suspending the operation control clock supply to the lakerake circuit used in the prior art receiving terminal for CDMA system. The construction is thus simple and is inexpensively realizable.

Changes in construction will occur to those skilled in the art and various apparently different modifications and embodiments may be made without departing from the scope of the present invention. The matter set forth in the foregoing description and accompanying drawings is offered by way of illustration only. It is therefore intended that the foregoing description be regarded as illustrative rather than limiting.

5